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Abstract—In this paper, a novel sequential estimation method is
proposed for the acquisition of -sequences. This sequential esti-
mation method exploits the principle of iterative soft-in–soft-out
(SISO) decoding for enhancing the acquisition performance, and
that of differential preprocessing for the sake of achieving an
enhanced acquisition performance, when communicating over
various communication environments. Hence, the advocated
acquisition arrangement is referred to as the differential recur-
sive soft sequential estimation (DRSSE) acquisition scheme. The
DRSSE acquisition scheme exhibits a low complexity, which is
similar to that of an -sequence generator, while achieving an
acquisition time that is linearly dependent on the number of stages
in the -sequence generator. A low acquisition time is achieved
with the advent of the property that the proposed DRSSE scheme
is capable of determining the real-time reliabilities associated
with the decision concerning a set of, say, consecutive chips.
This set of consecutive chips constitutes the sufﬁcient initial con-
dition for enabling the local -sequence generator to produce
a synchronized local despreading -sequence replica. Owing to
these attractive characteristics, the DRSSE acquisition scheme
constitutes a promising initial synchronization scheme for acqui-
sition of long -sequences, when communicating over various
propagation environments.
Index Terms—Acquisition, differential detection, initial syn-
chronization, -sequence, pseudonoise (PN) signals, recursive
decoding, sequential estimation, soft-in–soft-out (SISO) decoding,
spread-spectrum signals.
I. INTRODUCTION
P
SEUDONOISE (PN) code acquisition—which is also
often referred to as initial synchronization—is inevitably
theﬁrststepinthereceiverofspread-spectrumcommunications
schemes, since data demodulation becomes possible only after
code acquisition has been accomplished. Various -sequences
have been employed in both IS-95 and in the cdma2000
standards [1], [2] either for direct-sequence spreading or for
scrambling. In the context of the acquisition of -sequences,
the sequential estimation acquisition arrangement proposed by
Ward [3] constitutes one of the simplest acquisition schemes.
The philosophy behind the sequential estimation acquisition
scheme is as follows. The acquisition of an -sequence of
length is deemed successful, provided that consec-
utive chips are correctly received by the acquisition device and
are loaded into the local -sequence generator, where succes-
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sive shifts of the chips in the generator will generate chips that
exactly match the forthcoming received chips of the transmitted
-sequence. However, in the presence of noise, one or more of
the consecutive chips might be in error, potentially resulting
in erroneous loading of the -sequence generator. In this case,
a new set of chips can be processed similarly.
Clearly, the most critical requirement for attaining the suc-
cessful acquisition of PN sequences based on sequential es-
timation [3] is that consecutive chips of the received and
noise-contaminatedPNsequencehavetobecorrectlyestimated.
Ward[3]hasshownthat,formoderateSNRper-chipvalues,this
acquisition scheme is capable of providing a shorter expected
acquisition time than the conventional sliding correlator-based
acquisition scheme [4]. However, in spread-spectrum commu-
nications, the transmitted signal energy is spread over dozens
or even hundreds of chips and hence the SNR per chip value is
typically low. Therefore, the estimation of consecutive chips
using chip-by-chip-based hard decisions is typically unreliable.
In order to improve the reliabilities associated with deciding
upon the value of consecutive initial chips, Kilgus [5] pro-
posed a majority logic decoding-aided scheme for estimating
the required number of consecutive chips. By contrast, in
[6], Ward and Yiu have proposed a recursive sequential estima-
tion-assisted acquisition scheme. It was shown that both of the
above schemes are capable of signiﬁcantly improving the ac-
quisition performance by exploiting the inherent properties of
the -sequences for aiding the estimation of the consecutive
chips. However, all existing sequential estimation-based acqui-
sition schemes operate on the basis of hard-decision chips. In
[7] and [8], a soft sequential estimation scheme has been pro-
posed for the acquisition of -sequences. The soft sequential
estimation scheme is designed based on the principles of itera-
tive soft-in–soft-out (SISO) decoding. However, in the existing
sequential estimation-based acquisition schemes, coherent de-
tectionwas assumed, whichis often unrealistic toachieve, since
prior to despreading the SNR is usually insufﬁciently high for
attaining a satisfactory carrier-phase tracking.
In this paper, we invoke the iterative SISO decoding prin-
ciple—which has originally been developed for turbo channel
decoding [9]–[11]—for improving the reliabilities associated
with deciding upon the consecutive chips to be loaded into
the local -sequence generator. Upon exploiting the inherent
properties of -sequences, a differential recursive soft sequen-
tial estimation (DRSSE) acquisition scheme is proposed. In
the DRSSE acquisition scheme, the transmitted -sequence is
ﬁrst mapped to another -sequence, where the time-varying
carrier phase is removed with the aid of differential prepro-
cessing. Then, consecutive chips of the resultant -sequence
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Fig. 1. Coherent correlation receiver using the proposed DRSSE acquisition
scheme.
are estimated using a recursive SISO decoder. The recursive
SISO decoder receives soft information from the differential
processor’s output (intrinsic information) and soft extrinsic
information [9]–[11] from the soft channel outputs associated
with the previous chips. The soft output of the recursive SISO
decoder is then shifted into a so-called soft-chip register, which
provides extrinsic information for the forthcoming decoding
steps. An important feature of the proposed DRSSE acquisition
scheme is that it exploits the real-time knowledge of the relia-
bilities associated with the consecutive chips. By exploiting
this real-time knowledge of the chip reliabilities, the acquisi-
tion device becomes capable of astutely managing the loading
of consecutive chips into the local -sequence generator.
The proposed DRSSE acquisition scheme has an algorithmic
complexity which is similar to that of an -sequence generator.
Our simulation results will show that the acquisition time of the
DRSSE acquisition scheme is a linear function of the number of
stages in the -sequence generator. Furthermore, the DRSSE
acquisition scheme is suitable for -sequence acquisition,
when communicating over various environments including
additive white Gaussian noise (AWGN), slow fading, and fast
fading channels. This is because the differential processing is
at the chip level of the -sequences and, during a chip interval,
the fading-induced phase changes are low, even when the
Doppler frequency shift is relatively high.
Theremainderofthispaperisorganizedasfollows.SectionII
describes the principle of the sequential estimation acquisition.
In Section III, the proposed DRSSE acquisition scheme is de-
scribed and investigated. In Section IV, we provide simulation
results, and, ﬁnally, in Section V, we present our conclusions.
II. PRINCIPLE OF SEQUENTIAL ESTIMATION ACQUISITION
Thecorrelationdetectorofa typicalcoherent direct-sequence
spread-spectrum (DS-SS) invoking the proposed DRSSE initial
PN acquisition scheme is shown in Fig. 1, where and rep-
resent the local estimates of the transmission delay and the car-
rier phase angle of the received signal, respectively. In Fig. 1,
the local PN sequence generator constituted by the -sequence
Fig.2. Maximal-lengthsequence(m-sequences)generatorthatoutputsbinary
sequences.
generator in this contribution, generates a despreading wave-
form , which is correlated with the received signal, in order
to despread the received spread-spectrum signal and to generate
thedecisionvariable relatedtothe thtransmittedsymbol.
Furthermore, in Fig. 1, the DRSSE block implements the initial
PNsequenceacquisitionscheme.Letusnowfocusourattention
on the detailed operation of the DRSSE acquisition scheme.
The well-established maximum-length sequences, which are
also known as -sequences, are generated using feedback shift
registers of the form shown in Fig. 2. In Fig. 2, represents
a unity time-delay operation while each of the coefﬁcients
represents the presence of a connection if it is a
1 or the absence of a connection if it is a 0. Since spread-spec-
trum communication systems usually employ binary spreading
sequences having chip values of , in this contribution
we assume that the -sequence generator outputs duo-binary
symbols, representing a logical zero with 1. Con-
sequently, the conventional modulo-2 addition deﬁned over
the ﬁeld of {1,0} is now replaced by the modulo-2 multipli-
cation operation deﬁned in the ﬁeld of , as shown
in Fig. 2. More speciﬁcally, let the output binary sequence be
, where . Further-
more, we assume, without loss of any generality in Fig. 2, the
coefﬁcients ,
where is an integer in the range of , while the remaining
coefﬁcients are 0s. The above conﬁguration corresponds to the
generator polynomial of
(1)
where must be a primitive polynomial [12], i.e., a poly-
nomial that cannot be factorized, in order to generate an -se-
quence. Based on the above assumptions, it can be shown that
the output symbols of Fig. 2 obey the recursive relationship of
(2)
where represents the product of the coefﬁcients.
In spread-spectrum communications using -sequences as
spreading sequences, (2) implies that, if the receiver has the
knowledge of the chip values before the
transmitter generates the th chip and if the receiver uses
the same -sequence generator as the transmitter, then the
chip values can be loaded into the corre-
sponding registers of the -sequence generator at the receiver
for generating the forthcoming chips. Consequently, the corre-
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namely , can be obtained at the receiver, which
exactly match the received chips as a result of the transmitted
-sequence. Hence, the despreading of the spread transmitted
signal can be successfully carried out by correlating it with the
-sequence replica generated at the receiver. What we have
described above constitutes the principle behind the sequential
estimation acquisition scheme proposed by Ward [3].
Below we propose and investigate the philosophy of a recur-
sive soft sequential estimation acquisition scheme, namely the
DRSSE acquisition scheme.
III. DIFFERENTIAL RECURSIVE SOFT SEQUENTIAL ESTIMATION
ACQUISITION
The motivation of employing a chip-based differential pre-
processing operation is two-fold. Firstly, prior to despreading
the signal-to-noise ratio (SNR) is usually insufﬁciently high for
attaining a satisfactory performance with the aid of coherent
carrier phase estimators based on carrier-phase tracking loops.
By contrast, the chip-based differential operation is capable of
reducing the effects of the time-varying phase ﬂuctuations im-
posedbyfadingand frequencyoffset.Consequently,chip-based
differential preprocessing is capable of signiﬁcantly enhancing
the performance of the following sequential estimation process.
Second, from the shift-and-add property of -sequences [13],
theproductofthespreadingwaveformanditschip-timedelayed
phase yields another phase. This indicates that the differential
processingofan -sequencepreservesthecharacteristicsofthe
-sequences.Speciﬁcally, thispropertycanbe demonstratedas
follows.
Therecursiveequationofthe -sequencegeneratorusingthe
generator polynomial of (1) is given by (2). We multiply both
sidesof(2)by and,uponsubstituting attheright-hand
,side by , we obtain
for
(3)
Let in (3), where is an integer. Then (3) can be
expressed as
(4)
Explicitely, both recursive equations, namely (2) and (4), de-
scribe the same -sequence generator. The -sequence gen-
erated by (4) represents a speciﬁcally delayed or phase-shifted
versionofthe -sequencegeneratedby(2).Consequently,once
the -sequence of (4) has been acquired, the acquisition of the
-sequence generated by (2) can also be achieved. The objec-
tive of the DRSSE is to achieve the acquisition of the -se-
quence generated by (4) using the proposed soft recursive se-
quential estimation scheme.
A. Description of the DRSSE Scheme
The schematic diagram of the proposed DRSSE acqui-
sition arrangement is shown in Fig. 3, which includes ﬁve
fundamental building blocks, namely a chip-based differential
processor, an -sequence generator, a soft-chip register, a
SISO decoder, and a code phase-tracking loop. The chip-based
differential processor excutes differential processings at the
chip level, which requires that the carrier phases between two
adjacent chips remain similar. Hence, the DRSSE acquisition
scheme is suitable for communicating over fading channels
exhibiting a high fading rate. The soft-chip register of Fig. 3
has the same number of delay units—which we refer to as
soft-chip delay units (SCDUs)—as the -sequence generator.
The SCDUs store the instantaneous log-likelihood ratio (LLR)
values of consecutive chips of the -sequence in the form of
(4). With the aid of these number of LLR values, number
of consecutive chips can be determined, which are loaded into
the corresponding delay units of the -sequence generator of
Fig. 3. The SISO decoder estimates the corresponding LLR soft
output after receiving a soft output sample from the differential
processorassociatedwithagivenchipofthe -sequenceof(4).
In addition to the so-called intrinsic information of this chip,
which characterizes its reliability at the output of the channel,
we also exploit the so-called a priori (extrinsic) information
related to the chip considered. This extrinsic information is
provided by the previously decoded LLR values stored in the
SCDUs of Fig. 3. The soft output of the SISO decoder is then
shifted to the left-most position of the SCDUs in the soft-chip
register, while the soft value in the right-most position of
the SCDUs is shifted out and discarded. Note that both the
-sequence generator and the soft-chip register use the same
feedback branches. However, in the -sequence generator,
the feedback elements are duo-binary values and the product
of these feedback elements is used for generating a binary
feedback quantity. By contrast, the feedback elements of the
soft-chip register feeding information back to the input of the
SISO decoder consists of the LLR values. Hence, the speciﬁc
operations must be carried out in the soft-value domain for the
sake of providing extrinsic information for the SISO decoding.
B. DRSSE Acquisition Algorithm
As shown in Fig. 3, the SISO decoder requires both intrinsic
information conveyed to the input of the SISO decoder by the
differential processor and extrinsic information provided by the
previous estimates of the SISO decoder, in order to generate
the soft output required for updating the contents of the soft-
chip-register. Let us now consider these sources of information.
Let represent the received channel output
sample corresponding to chip , where . The pa-
rameter denotesthefadingamplitude,while representsthe
phase shift due to carrier modulation and channel fading. Note
that when communicating over AWGN channels, the term is
set to one. Furthermore, denotes the complex AWGN having
zero mean and a normalized variance of , where rep-
resents the single-sided power spectral density of the AWGN,
represents the transmitted chip energy, and repre-
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fading and phase rotation remain constant over two adjacent
chiptimedurations,i.e.,thatwehave and ,
the differential processor’s output can be expressed as
(5)
where represents the complex conjugate operation. Using
and without changing their statistical properties,
absorbing the terms of and into the Gaussian
noise components and , the above equation can be
written as
(6)
It was shown in [14] that, at the SNRs of practical interest,
the term is small relative to the dominant noise term of
. Consequently, if we neglect the term ,
then can be described as a Gaussian variable having mean
given by and variance given by , where
represents the ensemble average of . Hence, the probability
density function (pdf) of can be approximated as
(7)
The intrinsic information is derived from the LLR of con-
ditioned on the channel-related variable , which can be ex-
pressed as
(8)
Upon substituting of (7) associated with
and into (8), we obtain
(9)
where we have , which is referred to
as the reliability value of the channel, while is the
LLR of a random variable , which is deﬁned as [11]
. Furthermore, we set
,i fw eh a v en oa priori information related to ,
which corresponds to assuming a chip value of 1o r 1 with
equal probability, i.e., if we have .
Note thatatthe initial synchronization stage theestimationof
the channel parameters might be unreliable. If we have no prior
knowledge concerning the channel parameters, we can simply
set . However, our simulation results in Sec-
tion IV will show that the acquisition performance degrades in
the absence of perfect knowledge of the channel. Furthermore,
for transmission over AWGN channels, the reliability value of
the channel is set to .
In the context of the extrinsic information, as in Section II,
we assume that in Fig. 3 the generator coefﬁcients are given by
, while the other
coefﬁcients are 0’s, i.e., the -sequence generator obeys the re-
cursive equation (2) or (4). Consequently, the previous soft out-
puts of the SISO decoder of Fig. 3 obtained at the time instants
of arefedbacktotheinput
of the SISO decoder, in order to provide extrinsic information
for enhancing the correct decoding probability of chip . Let
the previous number of soft outputs of the SISO decoder be
. According to (2), the extrinsic
informationusedforenhancingthecorrectdecodingprobability
of can be approximately expressed as [11, eq. (12)]
(10)
where we assumed that we have
. Note that, although the extrinsic informa-
tion of (10) or that of [11, eq. (12)] has been derived based
on the assumption that are in-
dependent random variables, nonetheless, this approximate
formula can be used regardless of whether the variables
are independent or correlated.
More speciﬁcally, concerning the derivations carried out in
[11], without exploiting the independence of the variables, we
are unable to arrive at [11, eqs. (10) and (11)]. By contrast, the
approximate formula of [11, eq. (12)] can be used for both inde-
pendent and correlated variables. The above argument becomes
more explicit with the aid of the following observations. First,
the square-bracketed ﬁrst part of (10), which constitutes the
polarity of , is determined by the recursive equation (or
parity-checkingequation)of(4).Second,oncewehaveobtained
the reliabilities of the variables ,
regardlessof whether theyare independent ornot, thereliability
of based on the parity-checking equation (4) should not be
lower than the minimum reliability associated with the set of
variables .
Finally, with the aid of the intrinsic information
of (9) and the extrinsic information of (10), the
soft output of the SISO decoder associated with chip can be
expressed as
(11)
where, again, we assumed that we have
. Equation (11) represents a recur-
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consecutive chips required by the receiver’s -sequence gener-
ator for producing the full -sequence of (4). Provided that the
channel’s output SNR per-chip value of is sufﬁciently
high, the LLR values of the consecutive chips will increase
upon increasing the depth of this recursion. In other words, the
reliabilities associated with the consecutive chips increase,
while the erroneous loading probability of the -sequence gen-
erator—which is deﬁned as the probability of the event that the
-sequence generator is loaded with one or more erroneous
chips—decreases upon increasing the number of recursions or
iterations. Therefore, the acquisition device is capable of ob-
serving the reliabilities of the consecutive chips through ob-
serving the amplitudes of the LLR values stored in the SCDUs.
If theamplitudes oftheLLR values intheSCDUs becomesufﬁ-
ciently high after a number of update operations using (11) and
they result in a sufﬁciently low erroneous loading probability,
then, as shown in Fig. 3, a “loading command” can be activated
forloadingthecorrespondinghard-decision-basedbinary 1or
1chipvaluesintothedelay-unitsofthe -sequencegenerator
according to the signs of the corresponding LLR values stored
in the SCDUs.
We have noted in the context of (10) that the extrinsic
information of can be derived from (10) without
taking into account the correlations among the variables
. Here, we note furthermore that,
when we increase the depth of the recursion, the adjacent vari-
ables, such as , will become more and more
correlated, and hence they exhibit a similar reliability. How-
ever, as a consequence of the correlation among the adjacent
variables, the statistical analysis of the proposed acquisition
scheme, which would provide a formula for the erroneous
loading probability, for example, is impractical. Therefore, in
this contribution, all of the results obtained in Section IV are
based on simulations.
The operation of the DRSSE acquisition scheme can be sum-
marized in the following steps.
1) All of the SCDUs are initialized to zero. The delay unit in
the differential processor is initialized to one.
2) Whenever the SISO decoder receives a sample corre-
spondingtothechip from thedifferentialprocessor, the
SISO decoder computes the LLR of conditioned on
using(9)andcomputestheextrinsicinformationof
using (10). Finally, the soft output of the SISO de-
coder, which is related to chip , is computed according
to (11).
3) The soft output is then shifted into the left-most
SCDU of Fig. 3 after all of the other soft outputs ,
, and have been shifted to the right
by one position, while is removed from the soft-
chip register. In other words, the soft-chip register always
stores the most recent number of soft outputs of the
SISO decoder, which correspond to consecutive chips
of the -sequence at the output of the differential pro-
cessor.
4) Followinganumberofrecursionsaccordingto(11),when
theamplitudesofthemostrecent numberofsoftoutputs
of the SISO decoder become sufﬁciently high for guar-
anteeing a sufﬁciently low erroneous loading probability,
a “loading command” is activated by the SISO decoder.
Then, consecutive chips are determined using hard de-
cisions based on the most recent LLR values stored in
thesoft-chip registerof Fig.3. Next,the consecutivebi-
nary chips are loaded into the corresponding delay units
of the local -sequence generator.
5) Once the -sequence generator is loaded with the initial
binary chip values, the received differentially processed
spread-spectrum signal can be despread using the locally
generated -sequence replica, provided that the initial
chip values of the -sequence generator have been cor-
rectly loaded. The despread signal is then low-pass-ﬁl-
tered and forwarded to the code tracking loop. If the code
tracking loop is capable of tracking the phase, the code
acquisition process is completed. However,if thetracking
loop is incapable of tracking the phase, the code tracking
loopactivatesa“reloadingcommand,”inordertoloadan-
other group of consecutive chips into the delay units of
the -sequence generator. The above process can be re-
peated until successful code tracking is accomplished.
Finally, for the family of spread-spectrum communication
systems using coherent demodulation, we have to derive the
number of consecutive chips of the originally transmitted
-sequence, in order to generate a local -sequence replica
for directly despreading the transmitted -sequence, instead
of despreading the differentially processed -sequence. These
number of consecutive chips of the originally transmitted
-sequence,namely ,canbedeterminedusingtherelation-
ship between the -sequences and . Below we specify
three methods for achieving this objective.
1) Since each speciﬁc delay in the -sequence of cor-
responds to a speciﬁc delay of the -sequence ,w e
can design a look-up table of size , where
eachrowcontains consecutivechipsof andthecor-
responding consecutive chips of . Once the con-
secutive chips of have been obtained, the number
of consecutive chips of can be obtained by referring
to this table. However, since this table has a dimension of
, it may becomes impractical to use this
method, if is large.
2) The second method is based on the recursive equation (4)
and thedifferential processingoperation of .
Let be the number of consecu-
tive chips of . From (4) we obtain
(12)
With the aid of (12), we can generate all of the chip
values of . Then, from ,
we arrive at . Furthermore, we assumed
that the delay unit in the differential processor was
initialized to one, i.e., we have . Explicitly,
based on these quantities, number of consecutive
chips associated with the orig-
inally transmitted -sequence can be obtained by
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. Note that the complexity of this
scheme is linearly dependent on the SISO recursive de-
coding depth. Hence, this procedure is efﬁcient, provided
thattheSISOrecursivedecoding depthis sufﬁcientlylow.
3) The third proposed scheme is independent of both the
length of the -sequence and of the SISO
recursive decoding depth. It has a complexity, which is
linearly dependent on the number of stages, , in the
soft-chip register. However, in order to determine the
number of consecutive chips, say ,
this scheme requires a further stage of decision. More
explicitly, let
be the number of
consecutive chips of , which have been reliably
determined. By setting or ,
we obtain two different -chip sequences, which are
expressed as and
. It can be readily
shown that these two -chip sequences have a Hamming
distance of . However, only one of them is the desirable
one, which can be further determined using the following
approach. By loading them into two local -sequence
generators, two despread PN sequences having different
phases can be generated, although only one of them has
the same phase as the originally transmitted -sequence.
Consequently, by correlating the received -sequence
with both of the above-mentioned locally generated PN
sequence replicas, we can select the speciﬁc number of
consecutive chips corresponding to the higher correlation
output as the desirable initial chips. This is because the
correlator using the desirable consecutive chips has
higher correlation outputs associated with a signiﬁcantly
higher probability than that using the undesirable
consecutive chips.
C. Acquisition Time and Complexity
Accordingtoour analysisinSectionIII-B,theDRSSE acqui-
sitionschemeiscapableofobservingthereliabilitiesofthemost
recent consecutive chips through observing the amplitudes of
the corresponding soft outputs stored in the soft-chip-register of
Fig. 3. The DRSSE acquisition scheme then decides as to when
it should activate the “loading command” for loading the ini-
tial chips into the -sequence generator. When the erroneous
loading probability is deemed sufﬁciently low, i.e., it is in the
region of for example , successful PN-sequence acquisi-
tion can typically be declared with a high probability right after
the ﬁrst loading of the initial chips. Therefore, the total acqui-
sition time of the DRSSE acquisition scheme can be approxi-
mated by the time duration required by the DRSSE for carrying
out the recursive SISO decoding, in order to reach a sufﬁciently
lowerroneousloadingprobability.Accordingtotheiterativede-
coding principle [10], [11] and to our results to be presented in
Section IV, it can be shown that, for a reasonable SNR per-chip
value, the time duration required by theDRSSE for carrying out
recursiveSISOdecoding is linearly dependenton thenumberof
stages, , in the related -sequence generator.
As shown in Fig. 3, the implementation of the proposed
DRSSE acquisition scheme requires a soft-chip register having
the same length , as the -sequence generator, plus a simple
differential processor and a low-complexity SISO decoder. The
complexity of the DRSSE acquisition scheme is dominated by
that of the soft-chip register, which is linearly dependent on the
number of stages, , in the soft-chip register. Therefore, due
to the fact that both the complexity and the acquisition time
are linearly dependent on the number of stages in the -se-
quence generator, the proposed DRSSE acquisition scheme is
particularly attractive for the acquisition of long -sequences.
IV. PERFORMANCE RESULTS
In this section, we provide a range of simulation results for
characterizing the proposed DRSSE acquisition scheme. Our
simulation results were mainly based on the acquisition of two
different-length -sequences having and stages,
which correspond to having PN-sequence periods of
and , respectively. The gen-
erator polynomial associated with and was
, while that associated with
and was .
Note that the curves were drawn either versus the SNR per chip,
namely , or versus the normalized number of chips re-
ceived, which also represents the normalized number of chips
that the SISO decoder processed. The normalized number of
chips was deﬁned as the total number of received chips
divided by the number of generator stages of the corre-
sponding -sequence generator.
When considering fading channels, in our simulations, ﬂat
Rayleigh fading channels were assumed where the channel
magnitude remained constant over a set of consecutive chips
associated with a generator’s shift-register-based stage length,
while the fading of the different sets of chips was assumed to
be independent. For the proposed DRSSE acquisition scheme,
the above assumptions are indeed practical for a wide range
of ﬂat Rayleigh fading channels having various fading rates,
since chip-level differential operation was used. In contrast to
the bit rate or the frame rate, the chip rate of the spreading
sequences is on the order of Mega-chips per second, which is
typically higher than the fading rate, even when fast-fading
channels having a Doppler frequency of hundreds of Hertz are
considered. Hence, the fading amplitudes and phases associated
with two adjacent chips invoked in a differential operation can
be assumed to be identical.
In Fig. 4, we show the erroneous loading probability
versus the SNR per-chip performance for an
-sequence generated using the generator polynomial of
and transmitted over AWGN channels.
Note that in Fig. 4 the curve corresponding to the parameter
of represents the erroneous loading probability
of the DRSSE acquisition scheme using no recursive SISO
decoding. From the results, we can see that, when more channel
output chips are involved in the recursive SISO decoding
process, a higher correct detection reliability and hence a lower
erroneous loading probability can be achieved. For the sake of
illustration, let us assume that the transmitted -sequence can
be reliably acquired, once the erroneous loading probability
is lower than . Then, from the results of Fig. 4 we can134 IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, VOL. 4, NO. 1, JANUARY 2005
Fig. 3. Schematic diagram of the proposed DRSSE.
observe that the -sequence can be reliably acquired at an
SNR per-chip value of 0 dB by invoking about
chips into the recursive SISO
decoding scheme. By contrast, without exploiting the power
of recursive SISO decoding, the DRSSE acquisition scheme
has to operate at an SNR per-chip value of 9.5 dB,
in order to achieve the same erroneous loading probability of
. Explicitly, at the erroneous loading probability of ,
the SNR per chip gain is about 9.5 dB, when 200 chips are
invoked by the recursive SISO decoding scheme. In general, it
is expected that, when more chips can be used during the recur-
sive SISO decoding process, an increasing gain can be achieved
by the proposed DRSSE acquisition scheme. For example,
when invoking instead of chips into
the recursive SISO decoder, another 1.7-dB SNR per-chip gain
can be achieved at the erroneous loading probability of .
Fig. 5 shows the acquisition performance for an -sequence
having a period of 8191 chips, which was generated by
a thirteen-stage generator using the generator poly-
nomial of . As shown
in Fig. 5, the -sequence can be reliably acquired at an SNR
per-chip value of 1.7 dB by invoking about
chips by the recursive SISO de-
coder. This -sequence can also be reliably acquired at a re-
duced SNR per-chip value of 1 dB by invoking about
chipsintherecursiveSISOde-
coder.Bycontrast,withouttherecursiveSISOdecoding,thePN
codeacquisitionschemehastooperateattheSNRperchipvalue
of 10 dB, in order to achieve the erroneous loading
probability of . Hence, the SNR per-chip gain at the erro-
neous loading probability of is about 8.3 or 9 dB, respec-
tively, when or chips are invoked by the re-YANG AND HANZO: DIFFERENTIAL ACQUISITION OF -SEQUENCES USING RECURSIVE SOFT SEQUENTIAL ESTIMATION 135
Fig. 4. Erroneous loading probability P versus the SNR/chip E =N
performance for various numbers of chips invoked by the proposed recursive
SISOdecoder,whentransmittingthem-sequencegeneratedusingthegenerator
polynomial of g(D)=1+D + D over AWGN channels.
Fig. 5. Erroneous loading probability P versus the SNR/chip E =N
performance for various numbers of chips invoked by the proposed recursive
SISO decoder when transmitting the m-sequence generated using the generator
polynomial of g(D)=1+D + D + D + D over AWGN channels.
cursive SISO decoder. Note that, even though chips
are invoked by the recursive SISO decoder for achieving reli-
able acquisition at the SNR per chip value of 1 dB,
the acquisition time of chips durations is still signiﬁ-
cantly lower than that of any conventional serial search acquisi-
tion schemes [4], [15], which demand a mean acquisition time
on the order of the period of the -sequences considered, i.e.,
8191 chips in this example.
The results portrayed in the above ﬁgures were evaluated
whencommunicatingoverAWGNchannels.InFig.6,weinves-
tigated the acquisition performance of the DRSSE acquisition
scheme for transmission over Rayleigh fading channels. As we
analyzed in Section III, when communicating over fading chan-
nels, depending on whether the recursive SISO decoder em-
ploysperfectknowledgeornoknowledgeofthefadingchannel,
the term in the intrinsic information of (9) can be set to
or to . In Fig. 6, we also
compared the acquisition performance recorded in the context
of these two cases. In Fig. 6, the -sequence was generated
by a thirteen-stage -sequence generator using the generator
polynomial of . From
Fig. 6. Erroneous loading probability P versus the SNR/chip E =N
performance for various numbers of chips invoked by the proposed recursive
SISO decoder when transmitting the m-sequence generated using the generator
polynomial of g(D)=1 + D + D + D + D over Rayleigh fading
channels.
Fig. 7. Erroneous loading probability P versus the normalized number
of received chips invoked by the proposed recursive SISO decoder for an
m-sequence having a period of 8191 when communicating over AWGN or
Rayleigh fading channels and using an SNR per chip value of E =N = 2d B
for S =1 3 .
the results of Fig. 6, we observe that the acquisition perfor-
mance improves in both cases when increasing the number of
received chips invoked by the recursive SISO decoder. How-
ever, compared to the acquisition performance using no recur-
sive SISO decoding (the curve marked with circles), for a given
numberofreceivedchips,therecursiveSISOdecoderusingper-
fect channel knowledge provides a higher SNR per chip gain
than that attained without using any channel knowledge. This
observation can be explained with the aid of (11). When per-
fect knowledge of the channel is employed, (11), in fact, is pro-
cessed based on the “maximal-ratio combining” (MRC) prin-
ciple. By contrast, without the knowledge of the channel, (11)
is processed based on the “equal-gain combining” (EGC) prin-
ciple. It is well known that the MRC scheme outperforms the
EGC scheme in multipath fading channels.
Finally, in Fig. 7, we show the erroneous loading probability
performance versus the normalized number of received chips
used by the recursive SISO decoder for an -sequence gen-
erated by an -stage -sequence generator and hence136 IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, VOL. 4, NO. 1, JANUARY 2005
having a period of 8191 chips. The results were generated for
transmissions over both AWGN and Rayleigh fading channels
at the SNR per chip value of 2 dB. According to
the results of Fig. 7, it can be shown that for AWGN chan-
nels the DRSSE acquisition scheme is capable of achieving an
erroneous loading probability of after receiving approx-
imately chips. By contrast, when communi-
cating over Rayleigh fading channels, the DRSSE acquisition
scheme is capable of reaching the erroneous loading probability
of after receiving approximately chips.
These results imply that with the aid of the proposed recursive
SISO decoder the required target performance can be achieved,
regardless of the speciﬁc communication environment encoun-
tered by invoking a sufﬁciently high number of chips in the
SISO decoder. The results of Fig. 7 indicate that successful ac-
quisition can be achieved by the proposed DRSSE acquisition
scheme, when communicating overRayleigh fading channels at
2dBwithinabout6500chipdurations,whichislower
than the 8191-chip period of the transmitted -sequence.
V. CONCLUSION
In summary, in this paper, the acquisition of -sequences
using the proposed differential soft-decision based sequential
estimation scheme has been investigated. We have highlighted
the principle of differential acquisition of -sequences. Using
the principles of iterative SISO decoding, we have proposed
a differential recursive soft sequential estimation acquisition
scheme. Theacquisition performanceof theDRSSE acquisition
scheme has been investigated. It has been demonstrated that
the DRSSE acquisition scheme has both an implementational
complexity and an initial synchronization time, which are
linearly dependent on the number of stages in the -sequence
generator. Furthermore, the DRSSE acquisition scheme is
suitable for -sequence acquisition, when communicating over
various environments including AWGN, slow fading and fast
fading channels. This is because that the differential processing
employed is carried out at the chip-level of the -sequence.
Owing to these attractive characteristics, the DRSSE acqui-
sition scheme constitutes a promising initial synchronization
scheme for acquisition of long -sequences, when communi-
cating over various propagation environments.
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